ABSTRACT In this paper, an accurate thermal resistance model for a micro-thermoelectric generator (µTEG) designed using standard complementary metal-oxide-semiconductor (CMOS) technology is presented. The optimal dimensions for the µTEG are determined based on the new µTEG thermal model. The presented models are verified with three-dimensional numerical simulations and compared to published experimental results and the presented models exhibited very good accuracy. An improved output power is obtained when using the new thermal resistance model to determine accurate optimal device dimensions. In this paper, a 1-cm 2 cross sectional area µTEG based on a 0.13 µm UMC standard CMOS technology is proposed. An output power of 9.25 µW is produced at 2.34 K of temperature difference between the hot and cold sides of the µTEG. The introduced compact models for thermal resistance and the delivered power model are compatible with SPICE based simulators and hence can be integrated with circuit simulations.
I. INTRODUCTION
In recent years, the production of electricity has become very expensive and scarce, requiring new resources of energy for which energy harvesting devices are highly needed. Integrated circuits consume power mainly with ongoing miniaturization, leakage losses become dominant. It is worth noting that data centers' power consumption in the US is now around 5.7 % of the total energy consumption of the country [1] and this percentage is only expected to increase in the future around the world. These data centers mainly consume power due to the integrated circuits in the servers. One solution to this problem is to try to reduce the power consumption of integrated circuits using low power design techniques, which is a very active area of research. However, this approach has limitations and has performance implications. Another, very different approach is to harvest the generated thermal energy from the I 2 R losses and recycle this energy as electrical energy back to the chip.
Thermoelectric generators (TEGs) have very promising applications because they are solid-state devices with no moving parts. They are also scalable, silent, and reliable, making them ideal for small distributed power generation and energy harvesting [2] . In many practical applications, a heat exchanger is used such as that found in natural convection air cooling, forced convection, or water-cooled systems, but the output power of TEG with natural convection air cooling is not sufficient for many applications [3] . However, Semiconductor TEGs have much better potential for generating reasonable energy levels and adapted to fit standard mainstream CMOS fabrication process.
There are many designs of TEG devices depending upon the fabrication method, the heat flow direction, materials used, and device structure. The conversion efficiency and the cost are the two main parameters that are used to evaluate the performance of a TEG. To maximize the conversion efficiency and output power of a TEG device, the electrical resistance and thermal resistance of the TEG must be matched with the connected electrical load and the heat sink, respectively.
Finding accurate thermal resistance and electrical resistance models of a TEG is the major challenge for designing an efficient thermoelectric generator. The Thermoelectric (TE) leg-length optimization is considered as the main factor to improve the output power of the TEG, which in turn needs accurate models.
Typical thick-bulk thermoelectric modules manufactured from bulk materials such as PbTe-TAGS, and Bi 2 Te 3 use a leg lengths ranging from 0.1 cm up to 1 cm [4] . These bulk thermoelectric modules are so difficult to miniaturize due to cutting, assembling, and fitting of couples in a small area.
Thin films TE materials were used to improve the performance of TE modules in [5] - [7] with out-of-plane TE devices and very small TE leg-length, resulting in low-thermal resistances and high heat fluxes. The thin film modules are suitable for heat exchangers which have very low-thermal resistances, such as in the forced water cooling TEGs (about 0.5 K cm 2 /W) [4] . However, this low thermal resistance is not suitable for the systems that need high power, due to the losses in electrical and thermal contact resistances. Another type of TE devices is the in-plane TE device [8] , with a thin film that contains a large number of couples to produce a higher open circuit voltage and a higher thermal resistance.
Despite the high open circuit voltage that is obtained from the in-plane type, the power delivered from the device was degraded due to the heat dissipation through the substrate. Furthermore, the materials used by [5] - [8] for the TEG are not compatible with standard CMOS-technology, limiting the monolithic fabrication of a System-on-Chip (SoC) and a custom integration technique must be proposed at a high cost.
Recently, other researches designed a µTEG [2] , [3] , [9] - [19] by using p/n poly-Si couples or p/n poly-SiGe couples to match the devices with CMOS technology fabrication, moreover the efficiency was improved by the thermal isolation between the hot-to-cold junction of the thermoelectric leg. However, inaccurate model of the µTEG's thermal resistance was used in [2] , [3] , and [9] - [19] for the CMOS based technology (or CMOS-MEMs based technology). These works considered that the TEG thermal resistance was equivalent to a thermal resistance given by the traditional module, despite the fact that the thermocouples were stacked between at least two other interface materials, providing a thermal connection to the actual temperature at the input of the device.
Other researches designed a TEG using nano-structuring and silicon nanowires [20] . In such small dimension, an additional control of the thermal resistance can be achieved by increasing the Seebeck coefficient without reducing the electrical conductivity due to the enhanced density of states. It was possible to reduce the thermal conductivity of the device due to boundary scattering at the interfaces, improving the figure of merit ZT. However, the manufacturing process of this device is very complicated and its thermal resistance is still relatively large.
In this work, a standard CMOS-µTEG is proposed that can be easily integrated with other circuits to produce a single system-on-chip. This type of µTEG has several obstacles, e.g., limitation of the standard CMOS materials, the layers' thicknesses in CMOS are very low, and the thermal resistance value is limited compared to a metal ceramic interface (about 9 cm 2 K/W [10] , [11] ).
An accurate thermal resistance model introduced in this work is used to introduce a closed form and accurate model for the TE leg-length. By applying, the thermal resistance model to the standard CMOS-µTEG Chip, the exact temperature difference that will reach to the TE couples is calculated accurately. This temperature difference is very important to determine the behavior of µTEG, consequently defining the delivered power.
The rest of this paper is organized as follows: in section two, µTEG traditional circuit models are introduced, whereas the analytical thermal model of the proposed µTEG based on standard CMOS process is presented in section three. The performance of a µTEG with accurate thermal resistance model is studied in section four. Finally, the results and remarks are given in section five.
II. µTEG CIRCUIT MODEL
Semiconductor TEGs consist of an array of cells called thermocouples. Each couple is made of two dissimilar semiconductors, usually n-type and p-type semiconductors which are called thermoelectric (TE) legs, as shown in Fig. 1 . These two dissimilar materials are connected thermally in parallel and electrically in series to increase the output voltage [21] . This array of thermocouples is commonly stacked between two surfaces at different temperatures. When applying a temperature difference on the TE legs, an electrical voltage is established across their ends. The total voltage of that device is the sum of all individual thermocouples voltage since the TEs are electrically connected in series. When the device is attached to a load, an electrical current will flow and the amount of power delivered to this load will depend on the ratio between the load and the internal resistance of the device.
The thermoelectric generator (TEG) electrical circuitequivalent module can be represented by a voltage source and series resistance such as shown in Fig. 2 
Where, N is the number of series-connected TE couples, α n , α p are the Seebeck coefficient of the n-type TE leg and p-type TE leg, respectively. R p and R n are the electrical resistances of the p-type TE leg and n-type TE leg which can be calculated from L σ A , where L, A, σ are the length, cross section area, and the electrical conductivity of TE leg, whereas R Hi and R Ci are the electrical resistances of hot and cold interconnect junctions, respectively. The temperature difference between the hot and cold junctions of TE leg, T TE was improved by introducing an air cavity [2] , [10] , [11] , and can be calculated from the typical TEG device thermal circuit-equivalent model, as shown in Fig. 2(b) . The output power of µTEG is given by:
and the maximum output power can be obtained from:
When the device is connected to an external load, two additional internal heat sources should be considered for solving the heat transfer model by introducing a coupling between the electrical and the thermal systems. These sources are the joule heating and Peltier effect [9] .
The joule heating and Peltier effect were ignored in [3] and [9] and the temperature difference between hot and cold junction of TE leg, T TE is given by:
Where T TEG is the temperature difference across the µTEG chip, θ TEG is the µTEG thermal resistance, θ H is the hot side thermal resistor, and θ C is cold side thermal resistor including the metal ceramic interface (about 9 cm 2 K/W [10] , [11] , [22] ) respectively.
Most of the previous works ignored the thermal resistance calculation for CMOS-µTEGs [2] , [10] , [11] , CMOS-MEMs-µTEG [3] , or customer-µTEGs [22] and dealt with it as traditional TEGs. They made the approximation that the thermal resistance of a µTEG is dominated by only the total resistance of the TE couples, or
Where, k is the thermal conductivity of TE leg. It is so difficult to determine θ TEG for the standard CMOS-µTEG or the CMOS-MEMs-µTEG. To find an accurate model for the θ TEG , the thermal resistances of all layers must be taken into account. The model given in (6), does not include the thermal resistance of all layers which constitute the µTEG.
III. THERMAL MODEL FOR CMOS-µTEG
In this section, a new thermal model for the µTEG based on a standard 0.13 µm CMOS based technology is introduced. The diversity and complexity of TE applications typically necessitates a full three-dimensional (3-D) numerical simulation using tools such as COMSOL to study the efficiency of the devices before actual fabrication. The 3D numerical simulation tool versatility lies in its ability to model arbitrary shaped structures, work with complex materials, and apply various types of loading and boundary conditions. The method can easily be adapted to different sets of constitutive equations, which makes it particularly attractive for coupledphysics simulation.
To evaluate the effectiveness of µTEG thermal resistance, a 3-D finite element formulation is introduced to simulate the device performance for µTEG based on the UMC-0.13 µm with one polysilicon layer and eight metal layers (1P8M).
The UMC 0.13 µm 1P8M CMOS technology is used in our analysis and is verified by the 3D numerical simulation. VOLUME 6, 2018 The CMOS process with 1P8M is commonly used in standard mixed-signal integrating digital, analog circuit and system on chip. The UMC 0.13 µm 1P8M CMOS process consists of poly-silicon (Poly1), copper (M1-8), aluminum (AL-RDL), Field oxide (FOX), tungsten contact, and metal via (VIA1-7) layers in single crystallized silicon substrate with thickness 279 µm, as shown in Fig. 3 . The polysilicon layer acts as the thermoelectric p/n legs, M1 layer acts as the interconnection junctions of TE legs to form the hot and cold junctions. M2 to M8 layers are used as thermal conductors at the hot junctions while VIA1-7 is used as interconnections. The top aluminum layer (AL-RDL) acts as the mask in processing to protect the thermoelectric couple during silicon dioxide vertical etching, whereas the field oxide under the TE leg is used to protect the TE legs during isotropic silicon etching. Fig. 4 , shows the 3D-heat flow through six TE-couples using the standard dimensions of the 0.13 µm-UMC technology used here.
The material properties based on standard 0.13 µm-CMOS process like the thermal conductivity, electric conductivity and Seebeck coefficient for each material involved in the µTEG is shown in Table. 1. Fig. 5 presents the cross sectional area for the temperature gradient from the top side to the bottom side of the standard CMOS-µTEG chip depicted in Fig. 4. In Fig. 5 , the heat flux around the TE junction is divided into different regions that describe the direction of thermal flux flow.
The equivalent circuit for thermal resistance of a single TE leg is represented in Fig. 6 , where, θ MS , θ MC , θ FOX , θ Cav , θ p/n , θ si , θ ox are the thermal resistances of the hot surface metal, the hot junction metals, the field oxide (FOX), air cavity as thermal isolation between cold and hot junction, the p or n-poly-Si, the silicon substrate, and the oxide part that lies between the hot side and the TE leg, respectively. From the equivalent thermal network connection shown in Fig. 6 , the temperature difference, T TE can be written as:
where, (8) , (9), and (10), as shown at the bottom of the next page, where t, W , L, A, and k are thickness, width, length, cross section area, and thermal conductivity and the subscripts ox, p, n, Fox, Cav, Si, MS, and MC refer to oxide, p-type thermoelectric leg, n-type thermoelectric leg, field oxide, air cavity, silicon substrate, surface metal, and contact metals for hot junction, respectively. The total µTEG thermal resistance, θ TEG can be written as follows:
8126 VOLUME 6, 2018 FIGURE 5. The cross sectional area from the top side to bottom side of the standard CMOS-µTEG chip. Black color is heat flux (W/m 2 ), and the rainbow color is the temperature gradient of TE couple. From (7-11), the thermal resistance of p/n -thermoelectric leg, θ p/n , is not considered as the main parameter for calculating the temperature difference between the hot and cold junctions, T TE and the µTEG thermal resistance, θ TEG , but also θ ox , θ Cav , and θ FOX are considered the main model parameters for calculating the T TE and θ TEG To study the effect of the heat sink that may be connected to µTEG device in the real applications, the equivalent circuit for standard CMOS-µTEG device including the thermal resistance of the heat sink is shown in Fig. 7 . From the thermal circuit shown in Fig. 7 , the temperature difference across µTEG chip is obtained from:
T Supply (12) Where, T supply is the temperature difference between the heat source and the cold bath.
The thermal resistance θ TEG of 1cm 2 cross sectional area is shown in Fig. 8 with a very good matching between the introduced model and the results obtained from the 3D numerical simulation.
It is important to note that the cold mask effect is the effect of using the M1 layer as the mask in this type of process. Cold mask effect on µTEG thermal resistance does not depend on the thermoelectric length (about -0.0254 k/W), as shown in Fig. 8 .
IV. PERFORMANCE OF µTEG INCLUDING THE THERMAL RESISTANCE MODEL
To monitor the real effect of the standard CMOS layers used in fabrication of the µTEG, the thermal resistance for each layer must be considered. Many authors [2] , [3] , [9] - [22] ignored these effects and consequently, their calculation of the power delivered by the system was inaccurate. In this section, the effect of accurate definition for the thermal resistance on power calculations are demonstrated. Three cases are studied in this section to illustrate the effect of the thermal resistance model accuracy on the output power. Case (1) considers the works introduced in [2] , [3] , and [9] , where the authors ignored the effect of the metal to ceramic interface thermal resistance and they used the basic model given by (6) . In Case (2), the works introduced by [10] - [22] are considered, where the authors took into account the effect of metal ceramic interface using the same basic thermal resistance model given by (6) but did not include other effects considered in this paper. In Case (3), we applied our new exact thermal model given by (11) , taking into accounts all the thermal resistance layers including the metal-ceramic interface. Fig. 9 , shows the 3D numerical simulation results for the three cases. From Fig. 9 , the optimal TE length for case (1), case (2) and case (3) are 11 µm, 43 µm and 19 µm, respectively; and the maximum output powers are 4.5 µW/cm 2 , 4.77 µW/cm 2 and 9.25 µW/cm 2 , respectively. The power at 11 µm and 43 µm element lengths is significantly below the peak power of 9.25 µW/cm 2 and this is where the deficiency in Case 1 and Case 2 models occurs. Note that our model was verified with the 3D numerical simulation, as shown later in Fig. 10 . Table 2 , shows the difference between the experimental results and the model based calculation. It is worthy to note that there is a big difference between the power experimental results and the theoretical based results due to the inaccurate formulation of the thermal model they used. As an example consider the work in [3] , a µTEG with dual vacuum cavity based on CMOS-MEMs was designed, they achieved a measured output power of 1.3 µW, and an open-circuit voltage of 16.7 V, at 5 K on µTEG chip, however their calculated power was 73 µW.
In [22] , a µTEG using Porous Si thermal isolation was fabricated. The calculated power factor from the measurements was 0.365 µW/cm 2 ·K 2 , whereas, the theoretical power factor was 0.56 µW/cm 2 · K 2 , an error of 35%, as listed in Table. 2.
A. REARRANGED TE COUPLES (NEW STRUCTURE OF µTEG)
A µTEG designed by using p/n poly-Si couples or p/n poly-SiGe couples is not compatible with energy harvesting architectures, especially multi-input energyharvesting based systems which have low input voltages (20 mV-5 V) with low impedance (about -k [23] , [24] ). The electrical internal resistance of a µTEG designed by CMOS and CMOS-MEMs in the literature are R TEG = 10 M [9], 2.1 M for pure poly-Si, 2.5 M for poly-Si 70% Ge 30% [2] , and 52.8 M in [3] . The output current of µTEGs was limited by the electrical internal resistance. The open circuit voltage of µTEG design by CMOS, and CMOS-MEMs in the literature are higher than that needed for real applications. 
This structure improves the internal electric resistance, R TEGN which is only about 5.9 K , which is a much better resistance for a voltage source as compared to previous architectures.
V. RESULTS AND DISCUSSION
A structure of 1-cm 2 cross sectional area of µTEG based on standard CMOS UMC-0.13 µm-1P8M technology (with 273870 TE couples) is described in this section. A thermal resistance of 0.165 K/W is obtained at optimal length of 19 µm and a width of 4 µm. The temperature difference on µTEG junctions is decreased to 1.8 % from the temperature difference between the heat source and the cold bath. Although T TEG = 1.8 % of T Supply is smaller than the calculated by [3] (about 3.84% of T Supply ), the obtained output power is 9.25 µW/cm 2 , as shown in Fig. 12 It was interesting to compare our results with some other experimental results at different TE lengths to evaluate the effect of CMOS-µTEG thermal resistance on the maximum output power. A fabricated micro-TEG based on TSMC 0.35 µm 2P4M CMOS process was presented by [10] . The simulation results show a maximum power factor of 0.0473µW/cm 2 K 2 at optimal TE couple dimensions of 71µm × 4µm × 0.275/0.18µm (length × width × thickness for P/N-thermo legs), however the measurement results show a maximum power factor of 0.0417µW/cm 2 K 2 at the optimal TE couple dimensions of 60µm × 4µm × 0.275/0.18µm, as shown in Fig. 14 .
Our results show that, the maximum power factor is 0.0445µW/cm 2 K 2 at the optimal TE couple dimensions 52µm × 4µm × 0.275/0.18µm, as shown in Fig. 14 .
The system performance is measured through the efficiency calculation, many authors [2] , [3] , [10] , [11] , [16] - [18] , [22] used the power factor for the µTEG, difference between the heat source and the cold side, T is assumed to be equivalent to the temperature difference across the µTEG chip, T TEG at which the heat exchanger effect is ignored [2] , [3] .
To introduce an accurate model for the device efficiency, the electrical and thermal resistance of µTEG including the effect of heat exchanger's thermal resistance must be taken into account. The efficiency of the device is the ratio between the generated electric output power and input power or
T supply θ TEG +θ HS (15) The CMOS-µTEG has normally a low efficiency value according to the silicon figure of merit. Fig.15 illustrates a very good matching between the analytical results and 3-D numerical simulation results for the efficiency of 1cm 2 -µTEG as a function of T TEG at optimal TE length.
VI. CONCLUSION
A novel, accurate and compact model for standard CMOS technology-µTEG's thermal resistance is proposed in this work. The optimal dimensions for µTEG were formulated based on the accurate calculation of the system thermal model. The output power can be significantly improved by selecting the accurate dimensions of the µTEG. In this work, we applied the new thermal resistance's model to the device dimensions to enhance the output power. According to the new device dimension calculations, the device output power is increased by 94% to 105% using published devices' model. The presented model is compatible with SPICE or any other electric circuit simulators and thus it will be an excellent tool for dealing with the µTEG as a circuit element.
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